

CLAIMS

What is claimed is:

- Sub
A2
1. A method for performing a gather operation on a computer processor comprising:
 - computing addresses for one or more data elements of a matrix stored in memory;
 - loading each of said data elements into separate storage locations; and
 - depositing each of said data elements contiguously in a single storage location.
 2. The method as in claim 1 wherein said storage locations are registers.
 3. The method as in claim 1 wherein computing addresses comprises:
 - extracting indices for each of said data elements into separate storage locations; and
 - adding each of said indices to a base address.
 4. The method as in claim 1 wherein depositing each of said data elements is accomplished via a DEPOSIT instruction executed by said computer processor.
 5. The method as in claim 4 wherein said computer processor executes multiple DEPOSIT instructions in a single clock cycle.
 6. The method as in claim 1 further comprising:
 - storing each of said data elements on a mass storage device.

Cont
A2

1 7. The method as in claim 2 wherein said registers are 64-bits wide and
2 said data elements are 16-bits in length.

1 8. A method for performing a scatter operation on a computer processor
2 comprising:

1 calculating addresses in memory to which a plurality of data elements are
2 to be scattered to form a matrix in memory;

3 extracting each of said data elements from a storage location in which said
4 elements are stored contiguously; and

5 storing said data elements to said addresses in memory.

1 9. The method as in claim 8 wherein said storage location is a register.

1 10. The method as in claim 8 wherein computing addresses comprises:

2 extracting indices for each of said data elements into separate storage
3 locations; and

4 adding each of said indices to a base address.

1 11. The method as in claim 8 wherein extracting each of said data

2 elements is accomplished via an EXTRACT instruction executed by said

3 computer processor.

5 12. The method as in claim 11 wherein said computer processor executes

6 multiple EXTRACT instructions in a single clock cycle.

1 13. The method as in claim 9 wherein said register is 64-bits wide and

2 said data elements are 16-bits in length.

00538012.03200

Cont
A2

1 14. A computer system comprising
2 a memory;
3 a processor communicatively coupled to the memory; and
4 a storage device communicatively coupled to the processor and having
5 stored therein a sequence of instructions which, when executed by the processor,
6 causes the processor to at least,
7 compute addresses for one or more data elements of a matrix stored in
8 memory;
9 load each of said data elements into separate storage locations; and
10 deposit each of said data elements contiguously in a single storage
11 location.

1 15. The computer system as in claim 14 wherein said storage locations are
2 registers.

1 16. The computer system as in claim 14 wherein, responsive to one or
2 more instructions in said sequence, said processor computes addresses by:
3 extracting indices for each of said data elements into separate storage
4 locations, and
5 adding each of said indices to a base address.

1 17. The computer system as in claim 14 wherein depositing each of said
2 data elements is accomplished via a DEPOSIT instruction executed by said
3 processor.
4

Cont
A2

5 18. The computer system as in claim 17 wherein said processor executes
6 multiple DEPOSIT instructions in a single clock cycle.

1 19. The computer system as in claim 14 wherein, responsive to one or
2 more instructions in said sequence, said processor further:
3 stores each of said data elements on said mass storage device.

1 20. The computer system as in claim 15 wherein said registers are 64-bits
2 wide and said data elements are 16-bits in length.

Add
A3

00662E0"2F08E56D